		Docket Number (Optional) 14993.13		Application Number 10/615,440	
INFORMATION DISCLOSURE		Applicant(s) Joseph Walsh e			
(Use several sheets if necessar)	Piling Date				
O SEE		July 7	7, 2003		2817
OCT 0,1 2004 B	U.S.	PATENT DOCUMENTS	·····		
DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
, , , , , , , , , , , , , , , , , , ,				 	
•					
				- 	·
•					
U.S. PATENT APPLICATION PUBLICATIONS					
*EXAMINER INITIAL REF DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
•					
FOREIGN PATENT DOCUMENTS					
REF DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation YES NO
			-		
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)					
I ISBN 0.7803-3416-7					
Baker, R. Jacob CMOS circuit design, layout, and simulation / R. Jacob Baker, Harry W. Li, and David E. Boyce (IEEE Press series on microelectronic systems) 1997, 1996, 643,					
EXAMINER 5 J MOTTOLA DATE CONSIDERED 10-18-04					
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.					

Form PTO-A820 (also form PTO-1449)

P09A/REV05

Patent and Trademark Office * U.S. DEPARTMENT OF COMMERCE